Back to the Contents of PARTHENON User's Manual
The examples here are Real cells described by PCD assuming 0.8 micron CMOS technology.
(Description examples in this page are copyrighted by NTT DATA Corporarion,)
AND gates
an1_i2.pcd an1_i3.pcd an1_i4.pcd an1_i5.pcd an1_i6.pcd an1_i7.pcd an1_i8.pcd an3_i2.pcd an3_i3.pcd an3_i4.pcd an3_i5.pcd an3_i6.pcd an3_i7.pcd an3_i8.pcdOR gates
or1_i2.pcd or1_i3.pcd or1_i4.pcd or1_i5.pcd or1_i6.pcd or1_i7.pcd or1_i8.pcd or3_i2.pcd or3_i3.pcd or3_i4.pcd or3_i5.pcd or3_i6.pcd or3_i7.pcd or3_i8.pcdNAND gates
nd1_i2.pcd nd1_i3.pcd nd1_i4.pcd nd1_i5.pcd nd1_i6.pcd nd1_i7.pcd nd1_i8.pcd nd3_i2.pcd nd3_i3.pcd nd3_i4.pcd nd3_i5.pcd nd3_i6.pcd nd3_i7.pcd nd3_i8.pcdNOR gates
nr1_i2.pcd nr1_i3.pcd nr1_i4.pcd nr1_i5.pcd nr1_i6.pcd nr1_i7.pcd nr1_i8.pcd nr3_i2.pcd nr3_i3.pcd nr3_i4.pcd nr3_i5.pcd nr3_i6.pcd nr3_i7.pcd nr3_i8.pcdExclusive-OR, Exclusive-NOR gates
xn1_i2.pcd xn3_i2.pcd xo1_i2.pcd xo3_i2.pcdAND-OR-INV gates
ao_i21.pcd ao_i211.pcd ao_i22.pcd ao_i221.pcd ao_i222.pcd ao_i31.pcd ao_i32.pcd ao_i33.pcdOR-AND-INV gates
oa_i21.pcd oa_i211.pcd oa_i22.pcd oa_i221.pcd oa_i222.pcd oa_i31.pcd oa_i32.pcd oa_i33.pcdInverters
in1_i1.pcd in2_i1.pcd in3_i1.pcdNon-inverters
bf1_i1.pcd bf2_i1.pcd bf3_i1.pcdBuffers
dbf1_i1.pcd dbf2_i1.pcd dbf3_i1.pcd3-state buffers
tbf1_i2.pcd tbf2_i2.pcd tbf3_i2.pcdClock buffers
cbf1_i1.pcd cbf2_i1.pcd cbf3_i1.pcdClock gates
bgnd1_i2.pcd bgnd3_i2.pcdData registers
dt_reg.pcd dt_sreg.pcd dtr_reg.pcd dtr_sreg.pcd dts_reg.pcd dts_sreg.pcdState registers
sts_reg.pcd sts_sreg.pcdTask registers
tsk_reg.pcd tsk_sreg.pcd